Shrinivas, S.S. and Puranik, P.V. 2018. A New Reversible Design of Adder & Subtractor Using Reversible Logic Gates. International Journal of Computer (IJC). 30, 1 (Jun. 2018), 1–5. DOI:https://doi.org/10.53896/ijc.v30i1.1231.