[1]
Prasanth Varasala et al. 2024. Intelligent Clock Gating for FPGA-based RISC Architectures: A Novel Approach to Switching Activity and Dynamic Power Reduction. International Journal of Computer (IJC). 51, 1 (Jul. 2024), 79–89.