S. S. Shrinivas and P. V. Puranik, “A New Reversible Design of Adder & Subtractor Using Reversible Logic Gates”, IJC, vol. 30, no. 1, pp. 1–5, Jun. 2018, doi: 10.53896/ijc.v30i1.1231.