Prasanth Varasala, Babulu Karapa, and Kamaraju Maddu, “Intelligent Clock Gating for FPGA-based RISC Architectures: A Novel Approach to Switching Activity and Dynamic Power Reduction”, IJC, vol. 51, no. 1, pp. 79–89, Jul. 2024, Accessed: Nov. 18, 2025. [Online]. Available: https://ijcjournal.org/InternationalJournalOfComputer/article/view/2238