Prasanth Varasala, Babulu Karapa, and Kamaraju Maddu. “Intelligent Clock Gating for FPGA-Based RISC Architectures: A Novel Approach to Switching Activity and Dynamic Power Reduction”. International Journal of Computer (IJC) 51, no. 1 (July 10, 2024): 79–89. Accessed November 18, 2025. https://ijcjournal.org/InternationalJournalOfComputer/article/view/2238.