Shrinivas, S. S., & Puranik, P. V. (2018). A New Reversible Design of Adder & Subtractor Using Reversible Logic Gates. International Journal of Computer (IJC), 30(1), 1–5. Retrieved from https://ijcjournal.org/index.php/InternationalJournalOfComputer/article/view/1231