Prasanth Varasala, Babulu Karapa, & Kamaraju Maddu. (2024). Intelligent Clock Gating for FPGA-based RISC Architectures: A Novel Approach to Switching Activity and Dynamic Power Reduction. International Journal of Computer (IJC), 51(1), 79–89. Retrieved from https://ijcjournal.org/index.php/InternationalJournalOfComputer/article/view/2238