Prasanth Varasala, Babulu Karapa and Kamaraju Maddu (2024) “Intelligent Clock Gating for FPGA-based RISC Architectures: A Novel Approach to Switching Activity and Dynamic Power Reduction”, International Journal of Computer (IJC), 51(1), pp. 79–89. Available at: https://ijcjournal.org/index.php/InternationalJournalOfComputer/article/view/2238 (Accessed: 15 June 2025).