Shrinivas, S. S., and P. V. Puranik. “A New Reversible Design of Adder & Subtractor Using Reversible Logic Gates”. International Journal of Computer (IJC), vol. 30, no. 1, June 2018, pp. 1-5, https://ijcjournal.org/index.php/InternationalJournalOfComputer/article/view/1231.