Prasanth Varasala, Babulu Karapa, and Kamaraju Maddu. “Intelligent Clock Gating for FPGA-Based RISC Architectures: A Novel Approach to Switching Activity and Dynamic Power Reduction”. International Journal of Computer (IJC), vol. 51, no. 1, July 2024, pp. 79-89, https://ijcjournal.org/index.php/InternationalJournalOfComputer/article/view/2238.